

test 2021_bz2_eng.pdf - Foxit Reader

Start test 2021_bz2_eng.pdf

1.1. Complete the SST basing on time diagram. If the table is not solvable, mark the placement of the proper borders (1.5 pt).

1.2. For the SST given below provide:
 Cycle 0 1 2 3 4 5 6 7 8 9 10 11 12 13 0
 $\begin{array}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}\hline \text{Cycle} & 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 & 8 & 9 & 10 & 11 & 12 & 13 & 0 \\ \hline \text{x}_1 & + & - & + & - & + & - & + & - & + & - & + & - & + & - & + \\ \hline \text{x}_2 & 6 & + & - & + & - & + & - & + & - & + & - & + & - & + & - \\ \hline \text{x}_3 & \omega & - & + & - & + & - & + & - & + & - & + & - & + & - & + \\ \hline \text{NCS} & 2_2 & 0_2 & 1_2 & 1_2 & 0_2 & 1_2 & 1_2 & 0_2 & 1_2 & 1_2 & 0_2 & 1_2 & 1_2 & 0_2 & 1_2 \\ \hline \end{array}$

a) the solvable states (1 pt).
 b) definitions of functions describing the circuit in the canonical form (0.5 pt).
 $Z = \sum_{\text{min}} (2, 5, 6, 7, 10, 15) \text{ minima}$
 $Z = \sum_{\text{max}} (0, 1, 2, 4, 8, 9, 10, 11) \text{ maxima}$
 $Q = \sum_{\text{min}} (0, 5, 6, 7, 8, 10) q_0 q_1 q_2$
 $Q = \sum_{\text{max}} (1, 4, 5, 6, 7, 11) q_0 q_1 q_2$

1.3. For the function definitions given below, provide the minimal expressions for implementation:
 a) for Z using NOR gates (1 pt), b) for W using \neg -r flip-flop (1 pt).

$Z = \sum_{\text{min}} (3, 5, 6, 7, 14, 15) \text{ minima}$
 $Z = \sum_{\text{max}} (0, 1, 2, 3, 4, 8, 9, 10, 11) \text{ maxima}$
 $Z = \sum_{\text{min}} (0, 0, 0, 0, 1, 1, 0, 0) \text{ minima}$
 $Z = \sum_{\text{max}} (0, 0, 0, 0, 0, 0, 1, 1) \text{ maxima}$
 $W = \sum_{\text{min}} (1, 6, 9, 10, 11, 14) \text{ minima}$
 $W = \sum_{\text{max}} (0, 2, 3, 4, 5, 7, 8, 15) \text{ maxima}$

$Z = \bar{w} \bar{v} + \bar{w} \bar{v} \bar{u} + \bar{w} \bar{u} \bar{v}$
 $\neg s_W = \bar{v} + \bar{u} + \bar{w}$
 $s_W = \bar{v} \bar{u} \bar{w}$
 $r_W = \bar{v} \bar{u} + \bar{w} \bar{u}$

$s_w = \bar{v} \bar{u}$
 $\bar{s}_w = v + u + w$

DCT Reakte Test1 215.pdf - Adobe Acrobat Reader DC (32-bit)

File Edit View Sign Window Help

Home Tools DCT Reakte Test1 2...

2.1. For the circuit described by the timing chart provide the primitive flow map (1.0 pts).

Timing chart:
 x_1 0 1 2 3 4 5 6 7 8 9 10 11 12 13 0
 x_2 1 2 3 4 5 6 7 8 9 10 11 12 13 0
 x_3 2 3 4 5 6 7 8 9 10 11 12 13 0
 x_4 3 4 5 6 7 8 9 10 11 12 13 0
 x_5 4 5 6 7 8 9 10 11 12 13 0
 x_6 5 6 7 8 9 10 11 12 13 0
 x_7 6 7 8 9 10 11 12 13 0
 x_8 7 8 9 10 11 12 13 0
 x_9 8 9 10 11 12 13 0
 x_{10} 9 10 11 12 13 0
 x_{11} 10 11 12 13 0
 x_{12} 11 12 13 0
 x_{13} 12 13 0
 x_{14} 13 0
 x_{15} 0
 t 0 1 2 3 4 5 6 7 8 9 10 11 12 13 0

Primitive flow map:
 $\begin{array}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}\hline & 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 & 8 & 9 & 10 & 11 & 12 & 13 & 0 \\ \hline 1) & 2 & & & & & & & & & & & & & & & \\ \hline 2) & & 3 & & & & & & & & & & & & & & \\ \hline 3) & & & 4 & & & & & & & & & & & & & \\ \hline 4) & & & & 5 & & & & & & & & & & & & \\ \hline 5) & & & & & 6 & & & & & & & & & & & \\ \hline 6) & & & & & & 7 & & & & & & & & & & \\ \hline \end{array}$

2.2. For the primitive flow map given, list equivalent and pseudo-equivalent states, and conduct the 1st reduction stage (1.5 pts).

Equivalent states:
 $\begin{array}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}\hline & 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 & 8 & 9 & 10 & 11 & 12 & 13 & 0 \\ \hline 1) & 2 & & & & & & & & & & & & & & & \\ \hline 2) & & 3 & & & & & & & & & & & & & & \\ \hline 3) & & & 4 & & & & & & & & & & & & & \\ \hline 4) & & & & 5 & & & & & & & & & & & & \\ \hline 5) & & & & & 6 & & & & & & & & & & & \\ \hline 6) & & & & & & 7 & & & & & & & & & & \\ \hline \end{array}$

Pseudo-equivalent states:
 $\begin{array}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}\hline & 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 & 8 & 9 & 10 & 11 & 12 & 13 & 0 \\ \hline 1) & 2 & & & & & & & & & & & & & & & \\ \hline 2) & & 3 & & & & & & & & & & & & & & \\ \hline 3) & & & 4 & & & & & & & & & & & & & \\ \hline 4) & & & & 5 & & & & & & & & & & & & \\ \hline 5) & & & & & 6 & & & & & & & & & & & \\ \hline 6) & & & & & & 7 & & & & & & & & & & \\ \hline \end{array}$

2.3. For the flow table given conduct the reduction of compatible states (2nd reduction stage) for Mealy machine, obtaining the minimal number of rows. Draw the merger diagram (0.5 pts), present the symbolic flow map, encoded binary internal state map (eliminate possible races), and output map (1.0 pts).

Flow table:
 $\begin{array}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}\hline & 00 & 01 & 11 & 10 & W \\ \hline a & 2 & 3 & 1 & 0 & 1 \\ \hline b & 1 & 2 & 1 & 1 & 0 \\ \hline c & 2 & 1 & 1 & 1 & 1 \\ \hline d & 1 & 1 & 1 & 1 & 0 \\ \hline \end{array}$

Merger diagram:
 $\begin{array}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}\hline & 00 & 01 & 11 & 10 & W \\ \hline a & 2 & 3 & 1 & 0 & 1 \\ \hline b & 1 & 2 & 1 & 1 & 0 \\ \hline c & 2 & 1 & 1 & 1 & 1 \\ \hline d & 1 & 1 & 1 & 1 & 0 \\ \hline \end{array}$

Symbolic flow map:
 $\begin{array}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}\hline & 00 & 01 & 11 & 10 & W \\ \hline a & 2 & 3 & 1 & 0 & 1 \\ \hline b & 1 & 2 & 1 & 1 & 0 \\ \hline c & 2 & 1 & 1 & 1 & 1 \\ \hline d & 1 & 1 & 1 & 1 & 0 \\ \hline \end{array}$

Encoded binary internal state map:
 $\begin{array}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}\hline & 00 & 01 & 11 & 10 & W \\ \hline a & 2 & 3 & 1 & 0 & 1 \\ \hline b & 1 & 2 & 1 & 1 & 0 \\ \hline c & 2 & 1 & 1 & 1 & 1 \\ \hline d & 1 & 1 & 1 & 1 & 0 \\ \hline \end{array}$

Output map:
 $\begin{array}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}\hline & 00 & 01 & 11 & 10 & W \\ \hline a & 2 & 3 & 1 & 0 & 1 \\ \hline b & 1 & 2 & 1 & 1 & 0 \\ \hline c & 2 & 1 & 1 & 1 & 1 \\ \hline d & 1 & 1 & 1 & 1 & 0 \\ \hline \end{array}$

2.4. Analyse the circuit described by the flow map with respect to possible races (0.5 pts).

Flow map:
 $\begin{array}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}\hline & 00 & 01 & 11 & 10 & W \\ \hline a & 2 & 3 & 1 & 0 & 1 \\ \hline b & 1 & 2 & 1 & 1 & 0 \\ \hline c & 2 & 1 & 1 & 1 & 1 \\ \hline d & 1 & 1 & 1 & 1 & 0 \\ \hline \end{array}$

Symbolic flow map:
 $\begin{array}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}\hline & 00 & 01 & 11 & 10 & W \\ \hline a & 2 & 3 & 1 & 0 & 1 \\ \hline b & 1 & 2 & 1 & 1 & 0 \\ \hline c & 2 & 1 & 1 & 1 & 1 \\ \hline d & 1 & 1 & 1 & 1 & 0 \\ \hline \end{array}$


Encoded binary internal state map:
 $\begin{array}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}\hline & 00 & 01 & 11 & 10 & W \\ \hline a & 2 & 3 & 1 & 0 & 1 \\ \hline b & 1 & 2 & 1 & 1 & 0 \\ \hline c & 2 & 1 & 1 & 1 & 1 \\ \hline d & 1 & 1 & 1 & 1 & 0 \\ \hline \end{array}$

Output map:
 $\begin{array}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}\hline & 00 & 01 & 11 & 10 & W \\ \hline a & 2 & 3 & 1 & 0 & 1 \\ \hline b & 1 & 2 & 1 & 1 & 0 \\ \hline c & 2 & 1 & 1 & 1 & 1 \\ \hline d & 1 & 1 & 1 & 1 & 0 \\ \hline \end{array}$

3.1. Design the graph for the sequential circuit detecting that the sum of bits in 2-bit words given to the serial input X equals to 1. It should be signalled by setting the output $W=1$ for the single clock period (1.5 pt).

$W = 1 \text{ dla } ? \text{ zaloguj normalnie aby binarnie}$

$10 / 01 / 11 /$



3.2. Design the parallel counter with a programming input p and counting codes as given below. Apply synchronous illegal state recovery. Provide the binary program map (2 pt).

p	0	1
$Q_1 Q_2$	00	01
$Q_3 Q_4$	11	10
$Q_5 Q_6$	10	11

$Q_1 Q_2$	0	1	W
00	11	01	00
01	11	10	01
11	10	01	11
10	00	11	10

$Q_1^{n+1} Q_2^{n+1}$	T_1
$\overline{Q_1} \bar{p} + \overline{Q_1} Q_2 + Q_1 p$	

$$T_0 = \overline{Q_1} Q_2 p + Q_1 \overline{Q_2} \bar{p}$$

$$T_1 = \overline{Q_1} \bar{p} + \overline{Q_1} Q_2 + Q_1 p$$

4. Design microprogrammable circuit working according to the presented graph. The solution should be optimal as possible in respect to the memory size. Provide the solution in the form of:

a) micropogram proper for the given diagram (2.5 pt),

b) diagram proper for the given micropogram (2.5 pt).

Graph:
 $\begin{array}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}\hline & 00 & 01 & 11 & 10 & W \\ \hline A_1 & 0 & 0 & 1 & 1 & 0 \\ \hline A_2 & 0 & 1 & 0 & 1 & 1 \\ \hline A_3 & 1 & 0 & 0 & 1 & 0 \\ \hline A_4 & 1 & 1 & 1 & 0 & 1 \\ \hline Y_1 & 0 & 1 & 0 & 0 & 0 \\ \hline Y_2 & 1 & 0 & 1 & 0 & 0 \\ \hline Y_3 & 0 & 0 & 1 & 1 & 0 \\ \hline Y_4 & 1 & 1 & 0 & 1 & 0 \\ \hline Y_5 & 0 & 1 & 1 & 1 & 0 \\ \hline Y_6 & 1 & 0 & 0 & 0 & 0 \\ \hline \end{array}$

Microprogram:
 $\begin{array}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}\hline & 00 & 01 & 11 & 10 & W \\ \hline S_1 & 0 & 0 & 1 & 1 &$